

Figure 1




Figure 2

FIG. 3 is a schematic diagram of a digital circuit 100. The circuit 100 includes a D flip-flop 142, a multiplexer 141, and four delay elements 121, 122, 123, and 124. The D flip-flop 142 has a data input (din) 101 and a clock input (ck) 102. The output of the D flip-flop 142 is connected to the multiplexer 141. The multiplexer 141 has four inputs: d0, d1, d2, and d3. The output of the multiplexer 141 is connected to the data input (din) 101. The delay elements 121, 122, 123, and 124 are connected to the inputs d1, d2, d3, and d4 of the multiplexer 141, respectively. The output of the multiplexer 141 is connected to the data output (dout) 111.




Figure 3




Figure 4




Figure 5




Figure 6

Figure 7




Figure 8